chiprook
← AI
AIOctober 29, 2026, 09:38

Qwenputer runs a full RISC-V CPU inside Qwen3.5 weights

Researcher Divyansh Agrawal built Qwenputer, a 4-billion-parameter Qwen3.5 model that executes a complete RISC-V CPU with no plugins or external sandbox. It exploits Gated DeltaNet, the linear attention layer Alibaba uses in Qwen3-Next and Qwen3.5: with the gate fixed at 1.0 and one-hot keys, the attention state becomes exact, addressable memory.

Qwenputer runs a full RISC-V CPU inside Qwen3.5 weights
#Qwen#Alibaba
Read next
Hardware

DAMO unveils XuanTie E908A automotive RISC-V CPU IP for ASIL-B and ASIL-D

Hardware

SpacemiT unveils 46-core RISC-V V100 server CPU

Hardware

Nuvacore's WarpCore builds CPU silicon before choosing x86, Arm or RISC-V

AI

Fastino releases GLiNER2.5-Decide: a 340M open-weight decision model that runs on CPU