IBM expands mainframe networking with on-chip DPU and 100GbE for AI workloads
IBM is updating its IBM Z and LinuxONE networking strategy: I/O processing moves to an on-chip DPU in the Telum II processor, a new 100GbE adapter with two QSFP SR ports plugs directly into the CPC drawer, and the Network Express converged adapter merges OSA Ethernet with RoCE/RDMA. The goal is tighter integration of the mainframe into hybrid cloud, storage and AI infrastructure.
- On-chip DPU in Telum II: 4 clusters, 8 microcontrollers each
- New 100GbE adapter: two QSFP SR ports, no external I/O drawers
- Network Express merges OSA Ethernet and RoCE/RDMA on one card
- Adapter speeds range from 10G to 25G with LR/LX and SR/SX support
Read next
AI